ProductInformation
IP Core
- CoSynth
-
IP core - CoreSynth Vision
For hardware accelerated industrial image processing
- Oregano Systems
-
ADPCM (Adaptive differential pulse code modulation)
The ADPCM algorithm performs speech compression of 64 kbit/s PCM data.
- 8051 IP core
- IEEE1588 PTP IP core
- Xilinx
-
Intellectual property (IP)
Interface and Interconnect, DSP and Math, Embedded, Communications, Memory and Controllers, Audio Video & Imaging
- Cadence Design Systems
-
IP
Tensilica processor IP, Interface IP, Denali memory interface IP, Analog IP, Systems and peripherals IP, Verification IP
- Renesas Electronics
-
IP product (IP license)
Processor IP, Digital IP, Memory IP, Interface IP, Analog IP, Other IP
Notice
The products and services shown here are for business customers (B to B).
The companies offering the products and services will not deal with private individuals.